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Abstract
In many modern applications such as renewable energy sources (RESs), DC–DC step-up
converters can be used to regulate the input variable and/or low voltage to achieve the
desired characteristics such as amplitude and ripples at the output voltage. This article pro-
poses a new transformer-less step-up DC–DC converter which, compared to previously
presented converter topologies in the same class, can provide a higher variable voltage con-
version ratio besides benefits such as decreased voltage stress on the switched-capacitors
and power switches. Since the proposed topology is expandable, it can generate much
higher voltage conversion ratios with lower, non-extreme duty-cycles which can be pro-
vided by a simple and cheap control circuit. The aforementioned advantages make the
converter a suitable candidate for numerous industrial applications such as RES applica-
tions. Besides the voltage regulation applications, the proposed converter can be employed
to extract the maximum power from RESs such as photovoltaic panels. To prove the con-
verter performance, comprehensive comparisons and experiments are performed.
1 INTRODUCTION
Due to environmental concerns like global warming, increas-
ing energy demand by consumers, and fossil fuel depletion,
many countries have increased the share of renewable energy
sources (RESs) in their power systems to supply the consumers.
Because of the dependence of the output voltage of RESs like
solar panels to the weather condition [1], it is necessary to reg-
ulate their output voltage. For the applications needing contin-
uous and precise voltage regulation, one of the most popular
option is to use the step-up/down DC–DC converters [2]. So
far, many step-up/down converters such Zeta, Cuk, and Sepic
structures have been introduced which are suitable for power
applications [3]. But these converters have a serious drawback.
They need an extreme value of duty-cycle to provide a high gain
of voltage which in turn can decrease the efficiency, increase
control system cost, cause malfunctions at high-frequencies
[4]. As a solution, transformers can be used to increase the
output voltage of these converters without using an extreme
duty-cycle. However, using transformers has several drawbacks,
making this solution unfavourable. First, by employing a large
transformer turns ratio, the voltage stress on the primary
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elements will be increased which can remarkably reduce the
efficiency of the whole system. Moreover, employing a trans-
former in the industry application where the DC isolation is not
required will unfavourably increase the cost, volume, and losses
of the conversion system. In addition, some of these converters
like Zeta, due to their discontinuous input current, cannot be
employed in the applications demanding the extraction of the
maximum power from RESs like solar panels.
Up to now, several modified converters have been devel-
oped to solve the abovementioned drawbacks of the conven-
tional structures. In [4], some modified hybrid DC–DC con-
verter structures are presented which can provide required volt-
age gains by using more desirable values of duty-cycles. In [5], a
modified Sepic topology is presented for renewable applications
that provides higher voltage gain and efficiency compared to
Sepic converter. In [6], a modified high gain DC–DC converter
is introduced based on the conventional boost converter with a
single switch. In [7, 8], two extendible topologies are introduced
which are able to generate higher voltage gain than the con-
ventional converters. However, these converters employ a large
number of passive components, which are not desirable since
it will cause increased cost and size for the converters. In [9],
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a modified structure topology with high efficiency, high-gain,
and low switching voltage stress is presented. In [10], a mod-
ified Cuk converter is developed to achieve decreased voltage
drop and the parasitic effect of components. Besides, Kishore
et al. developed a modified step-up/down topology based on
the conventional Sepic converter with merits like higher volt-
age gain and lower components voltage stress compared to the
conventional converter [11]. In [12], a high gain step-up non-
isolated DC–DC Cuk-based converter is introduced which uses
coupled inductor and voltage multiplier techniques. Due to the
fact that the voltage stresses over the active switches are reduced
in this converter, its magnetic devices have low volumes. In
[13], a single-switch transformer-less buck-boost converter is
developed. This converter is a common ground structure which
can be used as a step-up or step-up/down converter to pro-
vide a quadratic voltage gain ratio without any complexity of
magnetic utilizations. In [14], a semi-isolated high step-up con-
verter with current-fed inputs is presented which can operate
in both double- and single-input modes. The advantages of this
structure are its high voltage gain, reduced number of power
switches and improved efficiency. In [15], a high gain DC–DC
converter is introduced consisting of capacitor-clamped circuits
and coupled-inductor. This converter can be used to improve
the voltage gain and achieve a continuous input current. In
[16], a step-up DC–DC converter is developed for RES appli-
cations. This converter has a high-power density and provides
benefits such as high voltage gain, recycled energy of leakage
inductor, lower voltage stress on switches, and eliminated inrush
current.
Switched-capacitor (SC) topologies are also one of the most
popular types of DC–DC converters used in a wide range of
applications [17, 18]. These converters’ operation principles
are the same, including two modes of charging and discharg-
ing for a group of interconnected capacitors. Many SC topolo-
gies have been developed and presented for various industrial
applications [19]. Generally, the most popular conventional SC
converters are charge pump type multilevel modular, Marx gen-
erator type voltage multiplier, and generalized multilevel type
structures [20]. These topologies suffer from serious drawbacks
such as remarkable switching losses and large size [21]. In [22],
Abbasi et al. developed a new step-up SC structure providing
many merits such as decreased cost, reduced control complex-
ity, fewer components, less voltage stress on components, and
smaller size over conventional structures. In [23], a bidirectional
DC–DC topology is developed based on SC concept which
provides advantages like higher voltage conversion ratio, lower
component power rating, fewer number of power switches, and
lower output capacitance ratings. In [24], an SC-based multi-
level DC–DC power conversion system is presented which con-
sists of multiple DC sources. By using this structure, chang-
ing the output voltage continuously is made possible. Besides,
this system is a suitable candidate for high-temperature opera-
tions. In [25], a set of single-phase pulse-width modulation Sepic
converters are developed based on conventional Sepic rectifier,
three-state switch, and SC concepts. This set can provide bene-
fits such as lower voltage stress on switches, higher output volt-
age, and a split-capacitor output voltage.
In 2019, a new type of step-up/down converter was intro-
duced in [26–28] that can provide higher voltage gains by lower
duty-cycles in comparison to other converters. In [26], a new
family of non-isolated step-up/down and step-up converters
is developed which are either hybrid or non-hybrid structures.
In [27], new converter topologies are introduced which employ
a fewer number of power switches compared to the convert-
ers presented in [27, 28]. Among these converters, the con-
verter presented in [28] employs the highest number of power
switches. The aforementioned converters impose lower voltage
stresses on capacitors as compared with conventional topolo-
gies. Besides, these converters are developed based on two con-
ventional structures, i.e., Zeta and Cuk converters. Generally,
Zeta converter and the Zeta-based converters of [18–20] are not
capable of extracting the maximum power from power genera-
tion devices such as PV panels. Hence, the Zeta-based convert-
ers are not suitable candidates for such applications. In [29], a
high-gain step-up scalable voltage multiple cell-based DC–DC
topology for offshore wind farms is introduced that has several
features such as low and adjustable stresses on the components
and automatic input-current sharing in each input phase. In [30],
a step-up/down DC–DC converter is designed and introduced
based on SC cells to increase the low voltage of RES to a rel-
atively high bus voltage. Providing a high gain of voltage, a
continuous input current, and also the possibility of maximum
power point tracking are three of the most important advantages
of this topology.
In this paper, a new step-up SC DC–DC converter is pro-
posed. Due to multiple SC cells employed in the proposed con-
verter, this converter can generate higher voltage conversion
ratios by using lower duty-cycle and imposing lower voltage
stress on its components, compared to the previously intro-
duced DC–DC topologies. This makes the proposed topology
suitable for applications with high power and/or voltage rat-
ings, such as output voltage regulation of RESs. Unlike other
step-up/down converters such as conventional Zeta and buck-
boost converters, and Zeta-based SC converters of [26–28], the
proposed converter can be used for maximum power extrac-
tion in RESs like solar panels. To validate the analysis, thorough




In this section, the proposed SC converter topology, its oper-
ating principles, mathematical model, and efficiency analysis
including the voltage stress on the components are given in the
following three sub-sections.
2.1 Proposed topology
Figure 1a presents the proposed converter structure that
includes one DC voltage source (Vin), one output capacitor Cf,
one charging capacitors Cc, N SCs (C1, …, CN), one inductor
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FIGURE 1 (a) Proposed converter and its operational (b) mode 1 (c)
mode 2
(L), one pure-resistive load (R), (2N+1) switches (T1, …, TN+1
and S1, …, SN), and (N+2) diodes (D1, …, DN+2). As seen,
the proposed converter consists of several SC cells; each cell
includes one diode, two switches, and one capacitor. In the fol-
lowing, the operating principles and the mathematical analysis
of the proposed topology are presented in detail.
2.2 Operating principles and
mathematical model
Here, the operating principles, mathematical model and the siz-
ing of the components of the proposed converter are discussed
and presented. Two operational modes of the proposed con-
verter are shown in Figure 1b, c. As seen in the first mode,
since the T switches and DN+2 are ON, all of the capacitors are













1 1 0 0 1 ↓ ↓ ↑
2 0 1 1 0 ↑ ↑ ↓
discharged while the inductor is charged. In mode 2, the induc-
tor L is discharged into the capacitor CC. Also, SCs are in the
charging mode since the S switches are conducting. Table 1
summarizes the operational characteristics of the converter. It
should be noted here that there is not any dead-time for the
input current of the proposed converter since the input voltage
source contributes to charging the passive components of the
circuit in both modes. As seen in Figure 1b, the input source
beside SCs charges the inductor L. Also, in the second operat-
ing mode shown in Figure 1c, the voltage source is parallel with
SCs and charges these capacitors.
At this step, the proposed converter is analysed. According to
Figure 1a, b, the voltage across the inductor L can be presented
as:
VL (t ) =
{
[Vin + NVCN ] = (N + 1)Vin t ∈ (0, dT ]
−VCc t ∈ [dT, T )
(1)
where d, VCc, Vin, and N are the duty cycle, charging capac-
itor voltage, and input DC source and the number of the SC
cells, respectively. Also, T is the periodic time of switching pulses
that is acquired by T = (1∕ f ). Note that f is the switching fre-
quency. Considering that in the ideal-state, the average voltage
of an inductor is zero in one full cycle, the voltage balance on
the inductor gives:
d (N + 1)Vin + (1 − d )(−VCc ) = 0 (2)
Using Equation (2), the voltage across the charging capacitor
(Cc) can be acquired as follows:
VCc =
d (N + 1)
1 − d
Vin (3)
Based on Figure 1b, the following statement can be written
as:
(N + 1)Vin +VCc −Vout = 0 (4)
By substituting Equation (3) in (4) and solving the equation,
the voltage conversion ratio of the converter is attained as:
G =
||||VoutVin |||| = (N + 1)1 − d for 0 < d < 1 (5)
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Based on Equation (5), the average input current of the con-
verter (Iin) is G times its output current (Iout). In the following,
the size of the converter components is calculated. Generally,
the inductor current can be formulated as given below:






VL (t )dt + iL (0) (6)
Using Equations (1) and (6), the current ripple of this induc-







(N + 1)Vindt (7)
By solving Equation (7), the inductor size can be obtained by
Equation (8).
L =
d (N + 1)
f |ΔiL| |||Vin||| (8)
By using similar capacitors in SC cells, the charging
and discharging currents of these capacitors will also be
similar, resulting in having identical voltages across them
(VC1 = VC2 = … = VCN). Since in mode 1, the average cur-
rent of SCs is equal to Iin, the voltage ripples of these capacitors










Iout )dt for i = 1, 2,… , N (9)




(1 − d ) |ΔVCi | fR |Vout | for i = 1, 2,… , N (10)
Similarly, the size of the charging and filtering capacitors can
be respectively calculated as given below:
CC =
d |Vout ||ΔVCc | fR (11)
C f =
d |Vout ||||ΔVC f ||| fR (12)
where the voltage ripples of the charging and filtering capacitors
are denoted by ΔVCc and ΔVC f .
2.3 Efficiency and power loss analysis
In the following, the efficiency analysis of the converter is pre-
sented, and the power losses of the converter components are
calculated, according to the following guidelines. It should be
noted that the voltage stress on the components is also given in
this section.
Initially, the power losses of the switching devices are
obtained. As a rule, power losses of switches and diodes
consist of the conduction and switching losses, i.e., Pdevice =
PConduction + PSwiching. The conduction losses can be acquired by
Equation (13).




where Rd, VF, IRMS, IA denote the switching device’s internal
resistance, on-state voltage, current root mean square (RMS),
and average values, respectively.
Moreover, the switching power loss can be calculated as
follows:
PSwitching = (EON + EOFF ) f (14)
where the switching energy losses of the devices while turning
it on and off are presented by EON and EOFF.
Based on Equations (13) and (14), the power losses of all
switches and diodes of the converter are presented in the fol-
lowing. Generally, the current of the T switches can be written
as:
iT (t ) =
{
Iin t ∈ (0, dT ]
0 t ∈ (dT, T )
(15)
By using Equations (15) and (13), the conduction power loss
of the switch TN+1 is calculated as:





+VF (sw)d Iin (16)
where Rd (sw) and VF(sw) are the internal equivalent resistance
and on-state voltage of the switches. By using Equation (14) and
considering that the blocking voltage of the switch TN+1 is equal
to (Vin+VCi), its switching power loss is expressed as:
PT (N+1)(s) =
VinIin f (Nd + 1)
6 (1 − d )
(ton + to f f ) (17)
Hence, the total power loss of the switch is obtained as
follows:






VinIin f (Nd + 1)
6 (1 − d )
(ton + to f f ) (18)
By using Equations (15) and (13), the conduction power loss
of the switch Tk, k = 1, …, N, is calculated as:
PT (k)(c ) = Rd (sw)dI
2
in +VF (sw)d Iin (19)
By considering that the blocking voltage of these switches is
equal to (Vin), the switching power loss of the switch Tk, k = 1,
…, N, is expressed as:




(ton + to f f ) (20)
Hence, the total power loss of the switch Tk, k = 1, …, N, is
obtained as follows:
PT (k) = Rd (sw)dI
2




(ton + to f f )
(21)
The voltage stress of the S switches in OFF-state can be writ-
ten as below:
VSk = kVin for k = 1, 2,… , N (22)
Moreover, the current of these switches can be expressed by
(23).
iS (t ) =
{
0 t ∈ (0, dT ]
Iin
N
t ∈ (dT, T )
(23)
Similar to the procedure done previously, the total power loss
of the switch Sk, k = 1, …, N, is obtained as follows:




















ton + to f f
) (24)
Generally, the current and voltage stresses of the diodes D1,
…,DN can be respectively obtained from Equations (23) and
(22) since in the same cell, these diodes and the S switches have
similar voltage stresses and currents. As a result, the conduction
power loss of the diode Dk, k = 1, …, N, is gained as follows:













where Rd (D) and VF(D) are the internal equivalent resistance
and on-state voltage of the diodes. Based on Equation (14), the









ton + to f f
)
(26)
where ton and to f f , respectively, denote the diodes on- and off-
transients. Using Equations (25) and (26), the total power loss























The current of the diodes DN+1 and DN+2 are respectively
presented in Equations (28) and (29).
iD(N+1)(t ) =
{
0 t ∈ (0, dT ]




Io t ∈ (0, dT ]
0 t ∈ (dT, T )
(29)
In addition, these two diodes have similar voltage stress in
OFF-state which is equal to the output voltage. By performing
the procedure done previously for other diodes, the total power













1 − d )IL
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At this step, the power losses of the passive components are





where the equivalent series resistance (ESR) is denoted by RESR.
Accordingly, the power losses of all passive components are


















(N − 1)d + 1
N
)2⎤⎥⎥⎦ (34)
PCc = RESR(Cc )I
2
out (35)
where PL, PCi, and PCc are the power losses of the inductor L,
SCs, and charging capacitor, respectively. Also, RESR(L), RESR(Ci),
and RESR(Cc) are the internal resistances of the inductor L, SCs,
and charging capacitor. Note that the current of the output
capacitor Cf is neglected.
The total power loss (PT) of the proposed converter can be
obtained using Equations (13)–(35). As a result, the converter





where Pout denotes the output power of the converter.
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FIGURE 2 Comparing number of passive components
3 COMPARISONS
Here, the proposed converter is compared with other converter
topologies in terms of the number of components, voltage con-
version ratio, maximum voltage stress on SCs and switches, and
efficiency. Table 2 lists the major specifications of the compared
extendible in this section.
3.1 Comparison results
The compared converters are all based on SC cells includ-
ing passive components. In these structures, the more the
number of cells, the more the passive components will be
employed. Hence, this can be an important criterion since it
can increase the size and cost of the converters remarkably.
Figure 2 compares the total number of passive components
used by different topologies. As seen, along with the non-hybrid
step-up/down converters presented in [18–20], the proposed
converter employs the fewest number of passive components,
which is a merit for these converters. Besides, the highest num-
ber of passive components belongs to the converter presented
in [24]. Moreover, according to Table 2, the total number of
components of the proposed converter is desirable since its
value is close to that of other topologies.
Figure 3 shows the voltage conversion ratio of various struc-
tures for N = 5. As seen, the proposed converter generates the
highest voltage gain, which makes it the best option for modern
applications requiring high voltage gains. As seen in this figure,
the second place in terms of the highest voltage gain belongs to
the converter in [30].
In order to compare the maximum voltage stresses on the
SCs and power switches of different converters, the param-
eter VRmax, i.e., the ratio of the maximum voltage stress






FIGURE 3 Comparing voltage gains between proposed converters and
others (N = 5)
FIGURE 4 Comparing voltage stress on SCs of different topologies
(N = 5)
In the above equation, the maximum voltage stress imposed
on the device (i.e., SC or the switches) is presented by
V(MaxStress). The parameter Vout denotes the output voltage of
the converter. Using Equation (37), the voltage stress on SCs
and power switches of extendible topologies are calculated and
shown in Figures 4 and 5, respectively. Note that the number of
SC cells are considered N = 5. As seen in Figure 4, among the
compared converters, the lowest voltage stress imposed on the
SCs belongs to the proposed converter. Moreover, the second
place belongs to the converters in [22–24] for 0.25 < D < 0.5
and the converter in [30] for D > 0.5. Figure 5 shows that for
all duty-cycles lower than 0.75, the proposed converter is the
superior one since it can provide the lowest voltage stress on
the switches. As seen, for D > 0.75, the step-up/down Zeta
converters presented in [18–20] have the best performance.
However, it should be noted that for D > 0.75, the proposed
converter is able to show a very close performance to these
converters.
Since the efficiency of converters can be regarded as one
of the important criteria to prove their effectiveness, the
efficiencies of different expandable SC converters are presented
in Figure 6 by considering N = 2. As shown, the proposed con-
verter has a completely desirable efficiency, even compared to
the other converters.
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FIGURE 5 Comparing voltage stress on switches of proposed converters
and other structures (N = 5)
FIGURE 6 Comparing efficiencies of different converter in terms of
output power
3.2 Comparison summary
In Table 3, all of the aforementioned comparison results are
briefly listed. As clearly seen, the proposed converter is the best
structure or among the best converters in all of the comparisons.
In summary, the proposed converter is the best option for mod-
ern applications requiring high voltage gain since it can gener-
ate very high voltage gains with lower duty-cycle and reduced
voltage stress on the power switches and SCs. Generally, this
converter does not need a very fast and expensive control cir-
cuit. These merits make the proposed converter a cost, size and
weight-effective option for modern industrial applications.
4 EXPERIMENTAL RESULTS
The performance of the proposed topology is validated in
this section by presenting comprehensive experimental results.
Generally, two experiments have been performed for the con-
verter. In the experiments, switching frequency and number of
SC cells are considered to be 25 kHz and 2. Also, the maxi-
mum ripple of inductor currents and capacitor voltages are 30%
and 10%, respectively. In Figure 7, the proposed converter for
N = 2 is presented. In Figure 8, the experimental circuit of
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FIGURE 7 Proposed converter when N = 2
FIGURE 8 Experimental set-up of the proposed converter
MOSFETs, TLP250, and UG12 are used as the switches,
drivers, and ultra-fast diodes.
In the first experiment, the output and input voltages are
considered to be 210 and 35 V which gives the voltage a gain
of 6. By using Equation (5), the duty-cycle is calculated as
D = 50%. Since the size of the inductor L should be greater
than 2.3 mH based on Equation (8), its size is considered
2.5 mH. According to Equations (10)–(12), the sizes of the SCs,
charging capacitor, and output capacitor must be more than
45, 2.5, and 1.25 µF. In Table 4, the specifications used for
this experiment are given. Note that the inductors LS are very
small inductors, less than 1 µH, used for limiting the current
peak.
Figures 9 and 10 show the results of the first experiment
of the proposed converter. As seen in Figure 9, two switch-
ing pulses with a duty cycle of 50% are used for controlling
the switching devices. Based on the results, the converter suc-
cessfully generated the expected output voltage (208 V) with
acceptable ripples when the input voltage of 35 V has been
applied. Besides, all of the capacitors C1, C2, and CC are charged
to desirable values of 34.4, 34.4, and 110 V with permissible
ripples.
As seen in Figure 10, the current of the inductor L is totally
acceptable in all terms of ripple, continuity, and value. The aver-
age value and ripple of this current are about 3 and 0.83 A
(less than 30%) respectively. Besides, the voltage waveforms of
some of the switching devices are presented in this figure. The
FIGURE 9 First set of the experimental results of the proposed converter
for D = 0.5
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FIGURE 10 Second set of the experimental results of the proposed
converter for D = 0.5
TABLE 4 Specifications used in the first experiment
Parameters Symbol Values
Input voltage Vin 35 V
Output voltage VOut 210 V
Maximum current ripple of inductor (%) ΔiL 30%
Maximum voltage ripple of capacitors (%) ΔVC 10%
Number of SC cells N 2
Switched capacitors (SCs) C1 and C2 50 𝜇F
Charging capacitor CC 2.5 𝜇F
Output capacitor Cf 1.25 𝜇F
Input Inductor L 2.5 mH
Pure Resistive Load R 160 Ω
Switching Frequency F 25 kHz
Duty cycle (%) D 50%
voltages across the switches T1 and T3 are shown with maxi-
mum values of 36 and 148 V. It should be noted that, according
to Figure 7, the voltage stresses of the switches T1 and T2 are
similar. In addition, as shown, the voltage stress on the diode
D2 (|−71 V|) is approximately two times greater than the volt-
age stress on the diode D1 (|−35.4 V|). Moreover, the voltage
waveform of the diode D3 is shown in Figure 9 that is totally
desirable with a maximum value of |−212 V|. It is clear that
all switching devices successfully follow the designed switching
pattern.
In the second experiment, the input and output voltages are
considered as 50 and 375 V. Thus, the voltage gain is obtained as
G = 7.5. According to Equation (5), the duty-cycle is obtained
equal to 60%. Similar to the procedure done previously, based
on Equation (8) and Equations (10)–(12), the minimum sizes
of the inductor L, SCs, charging capacitor, and output capac-
itor are calculated as 3.2 mH, 48 µF, 1.4 µF, and 0.9 µF. In
Table 5, the parameters used for the second experiment are
listed.
Figures 11 and 12 present the results of the second exper-
iment of the proposed topology. As seen in Figure 11, two
switching pulses are employed. The DC input voltage is equal
to 50 V. As seen, the converter can provide the output volt-
age of 374 V with an acceptable ripple. Moreover, all capaci-
tors C1, C2, and CC are successfully charged to their desired
values with permissible ripples (VC1 = 49 V, VC2 = 49 V, and
VCc = 213 V).
As seen in Figure 12, the current of the inductor L is a con-
tinuous waveform with acceptable average value (about 4.13 A)
and ripple (1.1 A, i.e., less than 30%). In this figure, the voltages
of the switches and diodes are also shown. As seen, the maxi-
mum voltage stress on the switches T1 and T3 are equal to 51 V
and 290 V respectively. Note that the voltages of the switches
T1 and T2 are similar. Besides, as expected, the maximum volt-
age stress of the diode D2 (|−101 V|) is approximately two
times greater than that of the diode D1 (|−50.4 V|). Finally,
the voltage waveform of the diode D3 is also presented that is
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FIGURE 11 First set of the experimental results of the proposed
converter for D = 0.6
FIGURE 12 Second set of the experimental results of the proposed
converter for D = 0.6
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TABLE 5 Specifications used in the second experiment
Parameters Symbol Values
Input voltage Vin 50 V
Output voltage VOut 375 V
Maximum current ripple of inductor (%) ΔiL 30%
Maximum voltage ripple of capacitors (%) ΔVC 10%
Number of SC cells N 2
Switched capacitors (SCs) C1 and C2 50 𝜇F
Charging capacitor CC 2 𝜇F
Output capacitor Cf 1 𝜇F
Input inductor L 3.2 mH
Pure resistive load R 280 Ω
Switching frequency F 25 kHz
Duty cycle (%) D 60%
completely desirable. Obviously, all of the switching devices fol-
low the designed switching pattern properly.
In conclusion, the experimental results are in great agreement
with the analysis, which in turn validates the proposed converter
performance.
5 CONCLUSION
In this paper, a new transformerless step-up DC–DC converter
is proposed which has several advantages like higher voltage
gain and less voltage stress on components in comparison to
other structures. Based on the comparison results, the converter
can provide higher voltage gains with lower voltage stress on
the components by employing lower duty-cycles. The continu-
ous input current is guaranteed by the proposed topology, mak-
ing it possible to extract the maximum power from RESs such
as solar panels. The performance of the converter is validated
by two sets of experimental results performed for two different
operating conditions. As shown, the proposed converter is able
to provide the desired output voltage with permissible ripple.
The proposed structure shows a completely desirable perfor-
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